

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 08/09/2006

APPLICATION NO.	FIL	ING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/940,324	08/27/2001		Robert T. George	2207/12003	5090
25693	7590	08/09/2006		EXAMINER	
KENYON &			KIM, HONG CHONG		
RIVERPARK TOWERS, SUITE 600 333 W. SAN CARLOS ST.				ART UNIT	PAPER NUMBER
SAN JOSE,			2185		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		09/940,324	GEORGE ET AL.				
		Examiner	Art Unit				
	•	Hong C. Kim	2185				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHO WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE as ions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONEL	ely filed the mailing date of this communication. 0 (35 U.S.C. § 133).				
Status							
2a)⊠	Responsive to communication(s) filed on 10 Ju This action is FINAL . 2b) This Since this application is in condition for allower closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro					
Dispositi	on of Claims						
5) ☐ 6) ☑ 7) ☐ 8) ☐ Applicati 9) ☐ 10) ☐	Claim(s) 1-17 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-17 is/are rejected. Claim(s) is/are objected to. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or on Papers The specification is objected to by the Examine. The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the or Replacement drawing sheet(s) including the correction of the order of the oath or declaration is objected to by the Examine.	vn from consideration. r election requirement. r. epted or b) objected to by the Edrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority u	inder 35 U.S.C. & 119						
Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some color None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary (Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	te				

Application/Control Number: 09/940,324 Page -2-Art Unit: 2186 Paper No.20041030

Detailed Action

1. Claims 1-17 are presented for examination. This office action is in response to the amendment filed on 7/10/06.

Information Disclosure Statement

2. Applicants are reminded of the duty to disclose information under 37 CFR 1.56.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claim 1-4, 6-12 and are rejected under 35 U.S.C. 103(a) as being unpatentable over Shen et al. (Shen) U.S. Patent 6,526,481 in view of Rhodes U.S. Patent 6,859,861.

As to claim 1, Shen discloses a cache-coherent I/O device (Fig. 2 since each cache is I/Oed by Refs. 110) comprising: a plurality of client port (Fig. 2 Refs. Refs. 130's), each to be coupled to one of a plurality of port components (Fig. 2 Refs. 110); a cache (Fig. 2 Ref. 134), each coupled to one of said plurality of client ports and assigned to one of said plurality of port components; and a coherency engine (Fig. 2 Refs. 132 & 140) coupled to said cache. However, Shen dos not specifically disclose a plurality of sub unit caches.

Art Unit: 2186

However, it is well known in the cache art to divide a cache to a plurality of sub unit caches. For example, Rhodes discloses a plurality of sub unit caches (Fig. 3) for the purpose of expedite information access and thereby speed up the operation of the computer system (col. 1 lines 23-30).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify a cache unit of Shen into a plurality of sub unit caches as disclosed in Rhodes for the advantages stated above.

As to claim 2, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses wherein said plurality of port components includes processor port components (Fig. 2 Ref. 110).

As to claim 3, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses wherein said plurality of port components includes input/output components (Fig. 2 Ref. 110).

As to claim 4, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses wherein said plurality of sub-unit caches includes transaction buffers using a coherency logic protocol (Fig. 2 Refs. 132 & 140).

As to claim 6, Shen discloses a cache-processing system comprising (Fig. 2): a processor (Fig. 2 Ref 110); a plurality of port components (Fig. 2 Ref. 110); and a cache-coherent I/O device (Fig. 2 Refs. 132 & 140) coupled to said processor and including a plurality of client ports (Fig. 2 Ref. 130), each coupled to one of said plurality of port components (Fig. 2 Ref. 110), said cache-coherent device further including a cache (Fig. 2 Ref. 134), each coupled to one of said plurality of client ports and assigned to one of said plurality of port components, and a coherency engine (Fig. 2 Fig. 140) coupled to said cache. However, Shen does not specifically disclose a plurality of caches.

However, it is well known in the cache art to divide a cache to a plurality of caches. For example, Rhodes discloses a plurality of caches (Fig. 3) for the purpose of expedite information access and thereby speed up the operation of the computer system (col. 1 lines 23-30).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify a cache unit of Shen into a plurality of caches as disclosed in Rhodes for the advantages stated above.

As to claim 7, Shen and Rhodes disclose the invention as claimed in the above.

Shen further discloses wherein said plurality of port components includes processor port components (Fig. 1 Ref. 110).

As to claim 8, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses wherein said plurality of port components includes input/output components (Fig. 1 Ref. Ref. 110).

As to claim 9, Shen discloses the invention as claimed. Shen discloses in a cache-coherent I/O device (Fig. 2) including a coherency engine (Fig. 2 Refs. 132 & 140) and a plurality of client ports (Fig. 2 Refs 130), a method for processing a transaction, comprising: receiving a transaction request (col. 7 lines 13-15) at one of said plurality of client ports on the I/O cache-coherent device, said transaction request includes an address (col. 8 line 49); and determining whether said address is present (col. 8 lines 45+) in a cache (Fig. 2 Ref. 134), each of said cache assigned to said one of said plurality of client ports (Fig. 2 Ref. 110). However, Shen dos not specifically disclose a plurality of sub unit caches.

However, it is well known in the cache art to divide a cache to a plurality of sub unit caches. For example, Rhodes discloses a plurality of sub unit caches (Fig. 3) for the purpose of expedite information access and thereby speed up the operation of the computer system (col. 1 lines 23-30).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify a cache unit of Shen into a plurality of sub unit caches as disclosed in Rhodes for the advantages stated above.

As to claim 10, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses wherein said transaction request is a read transaction request (col. 7 lines 13-15).

As to claim 11, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses transmitting data for said read transaction request from said one of said plurality of sub-unit caches to one of said plurality of client ports (col. 8 lines 45+).

As to claim 12, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses prefetching one or more cache lines ahead of said read transaction request (cache memory reads on this limitation since the cache memory is used to assure that the currently useful data of main memory are copied into the small and fast cache for the purpose of increasing data access speed by means of spatial and temporal localities); and updating the coherency state (Col. 9 lines 5-6) information in said plurality of sub-unit caches.

As to claim 14, Shen and Rhodes disclose the invention as claimed in the above. Shen further discloses wherein said transaction request is a write transaction request (col. 7 lines 13-15).

4. Claims 5, 13, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable

over Shen et al. (Shen) U.S. Patent 6,526,481 in view of Rhodes U.S. Patent 6,859,861

and further in view of Jim Handy, "The Cache Memory Handbook" TK7895.M4H35,

1993, pp 140-240.

As to claims 5 and 13, Shen and Rhodes disclose the invention as claimed above. However, neither Shen nor Rhodes specifically discloses wherein said coherency logic protocol includes a Modified-Exclusive-Shared-Invalid (MESI) cache coherency protocol.

However, it is well known in the cache art to using MESI cache coherency protocol for the purpose of maintaining data consistency thereby increasing the memory access speed. For example, Handy discloses coherency logic protocol includes a Modified-Exclusive-Shared-Invalid (MESI) cache coherency protocol (Page 159).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to add coherency logic protocol includes a Modified-Exclusive-Shared-Invalid (MESI) cache coherency protocol of Handy into the combined invention of Shen and Rhodes for the advantages stated above.

As to claim 15, Shen, Rhodes, and Handy disclose the invention as claimed in the above. Handy further discloses modifying coherency state information for a cache line in said one of said plurality of sub-unit caches; updating coherency state information in others of said plurality of sub-unit caches by said coherency engine; and transmitting

Art Unit: 2186

data for said write transaction request from said one of said plurality of sub-unit caches to memory (MESI protocol reads on this limitation and pages 159-161).

5. Claims 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shen et al. (Shen) U.S. Patent 6,526,481 in view of Rhodes U.S. Patent 6,859,861 and Jim Handy, "The Cache Memory Handbook" TK7895.M4H35, 1993, pp 140-240 and further in view of Witt et al. (Witt) U.S. Patent 6,202,139.

As to claim 16, Shen further discloses modifying coherency state information of said write transaction request (col. 7 line 13-15), however, neither Shen, Rhodes nor Handy specifically discloses write transaction request in the order received and pipelining multiple write requests.

Witt discloses write transaction request in the order received and pipelining multiple write requests (col. 2 lines 42-43) for the purpose of avoiding bank conflicts thereby decreasing the performance losses and increasing the access speed (col. 2 lines 43-45).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate write transaction request in the order received and pipelining multiple write requests as shown in Witt into the combined invention of Shen, Rhodes, and Handy because it would avoid bank conflicts thereby decreasing the performance losses and increasing the access speed.

As to claim 17, Shen, Rhodes, Handy and Witt disclose the invention as claimed in the above. Handy further discloses wherein the coherency state information includes a Modified-Exclusive-Shared-Invalid (MESI) cache coherency protocol (Page 159).

Response to Arguments

6. Applicant's arguments filed 7/10/06 have been fully considered but they are not persuasive.

In response to applicant's argument on page 2 that the prior arts do not disclose a cache coherent I/O device has been fully considered but it is not persuasive.

Shen discloses a cache-coherent I/O device (Fig. 2 since each cache is I/Oed by Refs. 110 and a coherency is controlled by Refs. 140 and 132) Also applicant states in the instant application that "An input/output (I/O) device may also be utilized as a caching I/O device" (block 6) is well known in the memory art. Applicant also states that "a cache coherency protocol " (block 4) is well known in the memory art to synchronize data in a plurality of caches. In other words, the cache coherent I/O device is well known in the memory art at the time the application was filed. Therefore broadly written claims are disclosed by the references cited.

Conclusion

1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Application/Control Number: 09/940,324 Page -10-Art Unit: 2186 Paper No.20041030

2. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

- 3. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections. See 37 C.F.R. ' 1.111(c).
- 4. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

Application/Control Number: 09/940,324

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Kim whose telephone number is (571) 272-4181. The examiner can normally be reached on M-F 9:00 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571) 272-4182. Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 whose telephone number is (571) 272-2100.

- 6. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).
- 7. Any response to this action should be mailed to:

Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

or faxed to TC-2100: (571)-273-8300

Application/Control Number: 09/940,324

Art Unit: 2186

Page -12-Paper No.20041030

Hand-delivered responses should be brought to the Customer Service Window (Randolph Building, 401 Dulany Street, Alexandria, VA 22314).

H Kim

Primary Patent Examiner

August 1, 2006